

Express Mail No. EL718727773US

**APPLICATION  
FOR  
UNITED STATES LETTERS PATENT**

**TITLE:           IMPLEMENTATION TO AVOID OVERFLOW IN  
                  IIR FILTER**

**APPLICANT:   Chinping Q Yang, Robert Weixiu Du**

**ASSIGNEE:     Sony Corporation and Sony Electronics Inc.**

**Wood, Herron & Evans, L.L.P.  
2700 Carew Tower  
441 Vine Street  
Cincinnati, OH 45202-2917  
(513) 241-2324**

**SPECIFICATION**

IMPLEMENTATION TO AVOID OVERFLOW IN IIR FILTERField of the Invention

The present invention relates to digital IIR filters, and more  
5 particularly to an apparatus and method for avoiding filter state overflow in the  
same.

Background of the Invention

Digital filters have broad application in the technology  
industries. Such filters typically embody a computational process, or  
10 algorithm, that transforms a discrete sequence of input numbers into another  
discrete sequence of output numbers. Technically, a digital filter imparts a  
modified frequency domain spectrum onto the generated output numbers.  
This property has particular application within the communication,  
entertainment and electronics fields.

15 Digital filters mathematically manipulate a sequence of binary  
bits that encode a sample, such as the bits embodied in the exemplary audio  
packet of Fig. 1. The illustrated packet includes a linear pulse code modulated

(LPCM) block header carrying parameters (e.g. gain, number of channels, bit width, bit rate, compression information, as well as video coordination and frequency identifiers) used by an audio decoder. Following the header block, the audio data packet contains any number of audio samples. The block  
5 header 10 is shown in the packet 12 of FIG. 1 along with a block of audio data  
14. The format of the audio data is dependent on the bit-width of the samples.

During digitization, a microphone converts a varying air pressure from sound waves into voltage readings. An analog-to-digital converter samples the voltage at regular intervals of time. For example, in a  
10 compact disc audio recording, there are exactly 44,100 samples taken every second. Each sampled voltage converts into a binary string, which is recorded with a preset precision. The precision refers to the number of bits allotted to store each sample within the packet. For instance, the sample of Fig. 2A may be stored with 30 bits. The accuracy of a stored sample varies proportionally  
15 with its precision. Thus, a sample stored with 48 bits may more accurately reflect an original sample than the same signal stored with 24 bits. Increased precision, however, requires the expenditure of additional processing and storage resources not conventionally warranted by increased fidelity.

A digital filter commonly relied upon in digital signal  
20 processing (DSP) applications is an infinite impulse response (IIR) filter (also known as a recursive filter). The filter derives its name from an “infinite”

feedback property programmed into the filter. The equation below describes how the output,  $y$ , of an infinite impulse response filter is calculated from an input,  $x$ .

$$y_n = \sum_{i=0}^{P-1} c_i x_{n-i} + \sum_{j=1}^Q d_j y_{n-j}$$

- 5      The  $c$  array holds  $P$  moving average portion of the filter coefficients. The  $d$  array holds weighting coefficients for feeding back the previous  $Q$  outputs into the current output value.

Varying frequencies cause IIR filters to behave differently. The following equation demonstrates the relationship between the input and output  
10      as a function of frequency:

$$H(f) \leftarrow \frac{\sum_{j=0}^{P-1} c_j e^{2\pi j f T}}{1 - \sum_{K=1}^Q d_k e^{2\pi k f T}}$$

$f$  is the frequency in Hz and  $T$  is the time between samples expressed in seconds (reciprocal of the sampling rate).  $H(f)$  is the Fourier Transform of the IIR filter's impulse response.

Theoretically, a single impulse, "1," followed by "0" samples  
5 will cause the IIR filter to output an infinite number of non-zero values. This performance characteristic contrasts an IIR filter from other digital filters, whose output eventually tapers to zero. This property is enabled by virtue of a recursion coefficients present in the filter. The recursion feeds back previous outputs to the calculation of the current output sample.

10 While IIR filters are more efficient in the sense that they need fewer filter coefficients to generate the desired response characteristics than finite impulse response (FIR) filters, they are harder to design, and can suffer from stability problems if improperly implemented in a finite precision computing machine. Such problems commonly stem from the inherent  
15 feedback characteristic. For instance, when the output is imperfectly computed and fed back, the imperfection may compound in the next processing iteration. When the feedback is imprecise, the IIR filter becomes unstable. More particularly, this imprecision causes the filter output to oscillate out of control. As such, input fed back into the filter may diverge  
20 exponentially to infinity. In software, this divergence can cause a crash due to data overflow.

Overflow may occur where the bit-length of an output signal exceeds the preset bit width of the filter. As a result, the signal may become clipped as shown in Fig. 2B. That is, for a filter having a 24-bit width, any values larger than  $2^{23}$  will be clipped. As evident from the drawings of Fig. 2, 5 the clipped signal 2B is no longer representative of the original signal 2A. Nonetheless, the filter stores the imprecise, clipped signal 2B as feedback. Because the clipped signal of Fig. 2B is further used to modify an incoming pulse, the output of the filter becomes skewed when the clipped data is fed back into the DSP. In this manner, the overflow error propagates for many 10 iterations, consistently corrupting the output.

Occasionally, an overflow situation will correct itself over time if a saturated feedback signal is summed with a low decibel sample. However, a single overflow event more likely causes a cascading effect in subsequent processing layers. Therefore, there is a significant need for a manner of 15 processing a signal within an IIR filter that avoids overflow.

#### Summary of the Invention

The method, apparatus and program product of the present invention relates to reducing the occurrence of overflow within a digital IIR filter. Such filters conventionally use feedback to modify an incoming signal. 20 One embodiment increases the precision with which a feedback signal is recorded. For instance, the feedback may be buffered using double precision.

The embodiment may then discard at least one bit from the feedback signal.  
This discarded bit may comprise the least significant bit of the feedback signal.  
The above and other objects and advantages of the present invention shall be  
made apparent from the accompanying drawings and the description thereof.

5                 The above and other objects and advantages of the present  
invention shall be made apparent from the accompanying drawings and the  
description thereof.

Brief Description of the Drawing

10                 The accompanying drawings, which are incorporated in and  
constitute a part of this specification, illustrate embodiments of the invention  
and, together with a general description of the invention given above, and the  
detailed description of the embodiments given below, serve to explain the  
principles of the invention.

15                 Fig. 1 shows an example of an LPCM formatted data packet;  
Figs. 2A and 2B show examples of digitally sampled and  
processed signals.

Fig. 3 is a block diagram that generically illustrates an IIR filter  
environment that is consistent with the principles of the present invention.

20                 The flowchart of Fig. 4 features processing steps suited for  
execution within the hardware environment of Fig. 3.

### Detailed Description of Specific Embodiments

The invention relates to a method and apparatus for reducing the occurrence of overflow in an IIR filter. One embodiment increases the range of the feedback state by doubling the precision with which it is stored.

- 5 A least significant bit of the feedback state is then discarded in anticipation of its recombination with an incoming signal.

Turning to the drawings, the block diagram of Fig. 3 illustrates a signal processing circuit environment 31 that is consistent with the principles of the present invention. The circuit may include a digital signal processor (DSP) 34 configured to mathematically manipulate a sequence of bits conveyed by a digital packet 32. The output of the filter feeds a post-processing chip or software algorithm for subsequent processing. The DSP 34 simultaneously stores the output of the filter as feedback. The filter may increase the precision with which the feedback is stored. The DSP 34 may discard a least significant bit of the feedback state prior to using it to modify an incoming signal. In this manner, the embodiment ensures greater range and prevents overflow when the time domain gain of the IIR filter remains under 6dB.

- 10  
15  
20  
25  
30  
35  
40  
45  
50  
55  
60  
65  
70  
75  
80  
85  
90  
95  
100  
105  
110  
115  
120  
125  
130  
135  
140  
145  
150  
155  
160  
165  
170  
175  
180  
185  
190  
195  
200  
205  
210  
215  
220  
225  
230  
235  
240  
245  
250  
255  
260  
265  
270  
275  
280  
285  
290  
295  
300  
305  
310  
315  
320  
325  
330  
335  
340  
345  
350  
355  
360  
365  
370  
375  
380  
385  
390  
395  
400  
405  
410  
415  
420  
425  
430  
435  
440  
445  
450  
455  
460  
465  
470  
475  
480  
485  
490  
495  
500  
505  
510  
515  
520  
525  
530  
535  
540  
545  
550  
555  
560  
565  
570  
575  
580  
585  
590  
595  
600  
605  
610  
615  
620  
625  
630  
635  
640  
645  
650  
655  
660  
665  
670  
675  
680  
685  
690  
695  
700  
705  
710  
715  
720  
725  
730  
735  
740  
745  
750  
755  
760  
765  
770  
775  
780  
785  
790  
795  
800  
805  
810  
815  
820  
825  
830  
835  
840  
845  
850  
855  
860  
865  
870  
875  
880  
885  
890  
895  
900  
905  
910  
915  
920  
925  
930  
935  
940  
945  
950  
955  
960  
965  
970  
975  
980  
985  
990  
995  
1000  
1005  
1010  
1015  
1020  
1025  
1030  
1035  
1040  
1045  
1050  
1055  
1060  
1065  
1070  
1075  
1080  
1085  
1090  
1095  
1100  
1105  
1110  
1115  
1120  
1125  
1130  
1135  
1140  
1145  
1150  
1155  
1160  
1165  
1170  
1175  
1180  
1185  
1190  
1195  
1200  
1205  
1210  
1215  
1220  
1225  
1230  
1235  
1240  
1245  
1250  
1255  
1260  
1265  
1270  
1275  
1280  
1285  
1290  
1295  
1300  
1305  
1310  
1315  
1320  
1325  
1330  
1335  
1340  
1345  
1350  
1355  
1360  
1365  
1370  
1375  
1380  
1385  
1390  
1395  
1400  
1405  
1410  
1415  
1420  
1425  
1430  
1435  
1440  
1445  
1450  
1455  
1460  
1465  
1470  
1475  
1480  
1485  
1490  
1495  
1500  
1505  
1510  
1515  
1520  
1525  
1530  
1535  
1540  
1545  
1550  
1555  
1560  
1565  
1570  
1575  
1580  
1585  
1590  
1595  
1600  
1605  
1610  
1615  
1620  
1625  
1630  
1635  
1640  
1645  
1650  
1655  
1660  
1665  
1670  
1675  
1680  
1685  
1690  
1695  
1700  
1705  
1710  
1715  
1720  
1725  
1730  
1735  
1740  
1745  
1750  
1755  
1760  
1765  
1770  
1775  
1780  
1785  
1790  
1795  
1800  
1805  
1810  
1815  
1820  
1825  
1830  
1835  
1840  
1845  
1850  
1855  
1860  
1865  
1870  
1875  
1880  
1885  
1890  
1895  
1900  
1905  
1910  
1915  
1920  
1925  
1930  
1935  
1940  
1945  
1950  
1955  
1960  
1965  
1970  
1975  
1980  
1985  
1990  
1995  
2000  
2005  
2010  
2015  
2020  
2025  
2030  
2035  
2040  
2045  
2050  
2055  
2060  
2065  
2070  
2075  
2080  
2085  
2090  
2095  
2100  
2105  
2110  
2115  
2120  
2125  
2130  
2135  
2140  
2145  
2150  
2155  
2160  
2165  
2170  
2175  
2180  
2185  
2190  
2195  
2200  
2205  
2210  
2215  
2220  
2225  
2230  
2235  
2240  
2245  
2250  
2255  
2260  
2265  
2270  
2275  
2280  
2285  
2290  
2295  
2300  
2305  
2310  
2315  
2320  
2325  
2330  
2335  
2340  
2345  
2350  
2355  
2360  
2365  
2370  
2375  
2380  
2385  
2390  
2395  
2400  
2405  
2410  
2415  
2420  
2425  
2430  
2435  
2440  
2445  
2450  
2455  
2460  
2465  
2470  
2475  
2480  
2485  
2490  
2495  
2500  
2505  
2510  
2515  
2520  
2525  
2530  
2535  
2540  
2545  
2550  
2555  
2560  
2565  
2570  
2575  
2580  
2585  
2590  
2595  
2600  
2605  
2610  
2615  
2620  
2625  
2630  
2635  
2640  
2645  
2650  
2655  
2660  
2665  
2670  
2675  
2680  
2685  
2690  
2695  
2700  
2705  
2710  
2715  
2720  
2725  
2730  
2735  
2740  
2745  
2750  
2755  
2760  
2765  
2770  
2775  
2780  
2785  
2790  
2795  
2800  
2805  
2810  
2815  
2820  
2825  
2830  
2835  
2840  
2845  
2850  
2855  
2860  
2865  
2870  
2875  
2880  
2885  
2890  
2895  
2900  
2905  
2910  
2915  
2920  
2925  
2930  
2935  
2940  
2945  
2950  
2955  
2960  
2965  
2970  
2975  
2980  
2985  
2990  
2995  
3000  
3005  
3010  
3015  
3020  
3025  
3030  
3035  
3040  
3045  
3050  
3055  
3060  
3065  
3070  
3075  
3080  
3085  
3090  
3095  
3100  
3105  
3110  
3115  
3120  
3125  
3130  
3135  
3140  
3145  
3150  
3155  
3160  
3165  
3170  
3175  
3180  
3185  
3190  
3195  
3200  
3205  
3210  
3215  
3220  
3225  
3230  
3235  
3240  
3245  
3250  
3255  
3260  
3265  
3270  
3275  
3280  
3285  
3290  
3295  
3300  
3305  
3310  
3315  
3320  
3325  
3330  
3335  
3340  
3345  
3350  
3355  
3360  
3365  
3370  
3375  
3380  
3385  
3390  
3395  
3400  
3405  
3410  
3415  
3420  
3425  
3430  
3435  
3440  
3445  
3450  
3455  
3460  
3465  
3470  
3475  
3480  
3485  
3490  
3495  
3500  
3505  
3510  
3515  
3520  
3525  
3530  
3535  
3540  
3545  
3550  
3555  
3560  
3565  
3570  
3575  
3580  
3585  
3590  
3595  
3600  
3605  
3610  
3615  
3620  
3625  
3630  
3635  
3640  
3645  
3650  
3655  
3660  
3665  
3670  
3675  
3680  
3685  
3690  
3695  
3700  
3705  
3710  
3715  
3720  
3725  
3730  
3735  
3740  
3745  
3750  
3755  
3760  
3765  
3770  
3775  
3780  
3785  
3790  
3795  
3800  
3805  
3810  
3815  
3820  
3825  
3830  
3835  
3840  
3845  
3850  
3855  
3860  
3865  
3870  
3875  
3880  
3885  
3890  
3895  
3900  
3905  
3910  
3915  
3920  
3925  
3930  
3935  
3940  
3945  
3950  
3955  
3960  
3965  
3970  
3975  
3980  
3985  
3990  
3995  
4000  
4005  
4010  
4015  
4020  
4025  
4030  
4035  
4040  
4045  
4050  
4055  
4060  
4065  
4070  
4075  
4080  
4085  
4090  
4095  
4100  
4105  
4110  
4115  
4120  
4125  
4130  
4135  
4140  
4145  
4150  
4155  
4160  
4165  
4170  
4175  
4180  
4185  
4190  
4195  
4200  
4205  
4210  
4215  
4220  
4225  
4230  
4235  
4240  
4245  
4250  
4255  
4260  
4265  
4270  
4275  
4280  
4285  
4290  
4295  
4300  
4305  
4310  
4315  
4320  
4325  
4330  
4335  
4340  
4345  
4350  
4355  
4360  
4365  
4370  
4375  
4380  
4385  
4390  
4395  
4400  
4405  
4410  
4415  
4420  
4425  
4430  
4435  
4440  
4445  
4450  
4455  
4460  
4465  
4470  
4475  
4480  
4485  
4490  
4495  
4500  
4505  
4510  
4515  
4520  
4525  
4530  
4535  
4540  
4545  
4550  
4555  
4560  
4565  
4570  
4575  
4580  
4585  
4590  
4595  
4600  
4605  
4610  
4615  
4620  
4625  
4630  
4635  
4640  
4645  
4650  
4655  
4660  
4665  
4670  
4675  
4680  
4685  
4690  
4695  
4700  
4705  
4710  
4715  
4720  
4725  
4730  
4735  
4740  
4745  
4750  
4755  
4760  
4765  
4770  
4775  
4780  
4785  
4790  
4795  
4800  
4805  
4810  
4815  
4820  
4825  
4830  
4835  
4840  
4845  
4850  
4855  
4860  
4865  
4870  
4875  
4880  
4885  
4890  
4895  
4900  
4905  
4910  
4915  
4920  
4925  
4930  
4935  
4940  
4945  
4950  
4955  
4960  
4965  
4970  
4975  
4980  
4985  
4990  
4995  
5000  
5005  
5010  
5015  
5020  
5025  
5030  
5035  
5040  
5045  
5050  
5055  
5060  
5065  
5070  
5075  
5080  
5085  
5090  
5095  
5100  
5105  
5110  
5115  
5120  
5125  
5130  
5135  
5140  
5145  
5150  
5155  
5160  
5165  
5170  
5175  
5180  
5185  
5190  
5195  
5200  
5205  
5210  
5215  
5220  
5225  
5230  
5235  
5240  
5245  
5250  
5255  
5260  
5265  
5270  
5275  
5280  
5285  
5290  
5295  
5300  
5305  
5310  
5315  
5320  
5325  
5330  
5335  
5340  
5345  
5350  
5355  
5360  
5365  
5370  
5375  
5380  
5385  
5390  
5395  
5400  
5405  
5410  
5415  
5420  
5425  
5430  
5435  
5440  
5445  
5450  
5455  
5460  
5465  
5470  
5475  
5480  
5485  
5490  
5495  
5500  
5505  
5510  
5515  
5520  
5525  
5530  
5535  
5540  
5545  
5550  
5555  
5560  
5565  
5570  
5575  
5580  
5585  
5590  
5595  
5600  
5605  
5610  
5615  
5620  
5625  
5630  
5635  
5640  
5645  
5650  
5655  
5660  
5665  
5670  
5675  
5680  
5685  
5690  
5695  
5700  
5705  
5710  
5715  
5720  
5725  
5730  
5735  
5740  
5745  
5750  
5755  
5760  
5765  
5770  
5775  
5780  
5785  
5790  
5795  
5800  
5805  
5810  
5815  
5820  
5825  
5830  
5835  
5840  
5845  
5850  
5855  
5860  
5865  
5870  
5875  
5880  
5885  
5890  
5895  
5900  
5905  
5910  
5915  
5920  
5925  
5930  
5935  
5940  
5945  
5950  
5955  
5960  
5965  
5970  
5975  
5980  
5985  
5990  
5995  
6000  
6005  
6010  
6015  
6020  
6025  
6030  
6035  
6040  
6045  
6050  
6055  
6060  
6065  
6070  
6075  
6080  
6085  
6090  
6095  
6100  
6105  
6110  
6115  
6120  
6125  
6130  
6135  
6140  
6145  
6150  
6155  
6160  
6165  
6170  
6175  
6180  
6185  
6190  
6195  
6200  
6205  
6210  
6215  
6220  
6225  
6230  
6235  
6240  
6245  
6250  
6255  
6260  
6265  
6270  
6275  
6280  
6285  
6290  
6295  
6300  
6305  
6310  
6315  
6320  
6325  
6330  
6335  
6340  
6345  
6350  
6355  
6360  
6365  
6370  
6375  
6380  
6385  
6390  
6395  
6400  
6405  
6410  
6415  
6420  
6425  
6430  
6435  
6440  
6445  
6450  
6455  
6460  
6465  
6470  
6475  
6480  
6485  
6490  
6495  
6500  
6505  
6510  
6515  
6520  
6525  
6530  
6535  
6540  
6545  
6550  
6555  
6560  
6565  
6570  
6575  
6580  
6585  
6590  
6595  
6600  
6605  
6610  
6615  
6620  
6625  
6630  
6635  
6640  
6645  
6650  
6655  
6660  
6665  
6670  
6675  
6680  
6685  
6690  
6695  
6700  
6705  
6710  
6715  
6720  
6725  
6730  
6735  
6740  
6745  
6750  
6755  
6760  
6765  
6770  
6775  
6780  
6785  
6790  
6795  
6800  
6805  
6810  
6815  
6820  
6825  
6830  
6835  
6840  
6845  
6850  
6855  
6860  
6865  
6870  
6875  
6880  
6885  
6890  
6895  
6900  
6905  
6910  
6915  
6920  
6925  
6930  
6935  
6940  
6945  
6950  
6955  
6960  
6965  
6970  
6975  
6980  
6985  
6990  
6995  
7000  
7005  
7010  
7015  
7020  
7025  
7030  
7035  
7040  
7045  
7050  
7055  
7060  
7065  
7070  
7075  
7080  
7085  
7090  
7095  
7100  
7105  
7110  
7115  
7120  
7125  
7130  
7135  
7140  
7145  
7150  
7155  
7160  
7165  
7170  
7175  
7180  
7185  
7190  
7195  
7200  
7205  
7210  
7215  
7220  
7225  
7230  
7235  
7240  
7245  
7250  
7255  
7260  
7265  
7270  
7275  
7280  
7285  
7290  
7295  
7300  
7305  
7310  
7315  
7320  
7325  
7330  
7335  
7340  
7345  
7350  
7355  
7360  
7365  
7370  
7375  
7380  
7385  
7390  
7395  
7400  
7405  
7410  
7415  
7420  
7425  
7430  
7435  
7440  
7445  
7450  
7455  
7460  
7465  
7470  
7475  
7480  
7485  
7490  
7495  
7500  
7505  
7510  
7515  
7520  
7525  
7530  
7535  
7540  
7545  
7550  
7555  
7560  
7565  
7570  
7575  
7580  
7585  
7590  
7595  
7600  
7605  
7610  
7615  
7620  
7625  
7630  
7635  
7640  
7645  
7650  
7655  
7660  
7665  
7670  
7675  
7680  
7685  
7690  
7695  
7700  
7705  
7710  
7715  
7720  
7725  
7730  
7735  
7740  
7745  
7750  
7755  
7760  
7765  
7770  
7775  
7780  
7785  
7790  
7795  
7800  
7805  
7810  
7815  
7820  
7825  
7830  
7835  
7840  
7845  
7850  
7855  
7860  
7865  
7870  
7875  
7880  
7885  
7890  
7895  
7900  
7905  
7910  
7915  
7920  
7925  
7930  
7935  
7940  
7945  
7950  
7955  
7960  
7965  
7970  
7975  
7980  
7985  
7990  
7995  
8000  
8005  
8010  
8015  
8020  
8025  
8030  
8035  
8040  
8045  
8050  
8055  
8060  
8065  
8070  
8075  
8080  
8085  
8090  
8095  
8100  
8105  
8110  
8115  
8120  
8125  
8130  
8135  
8140  
8145  
8150  
8155  
8160  
8165  
8170  
8175  
8180  
8185  
8190  
8195  
8200  
8205  
8210  
8215  
8220  
8225  
8230  
8235  
8240  
8245  
8250  
8255  
8260  
8265  
8270  
8275  
8280  
8285  
8290  
8295  
8300  
8305  
8310  
8315  
8320  
8325  
8330  
8335  
8340  
8345  
8350  
8355  
8360  
8365  
8370  
8375  
8380  
8385  
8390  
8395  
8400  
8405  
8410  
8415  
8420  
8425  
8430  
8435  
8440  
8445  
8450  
8455  
8460  
8465  
8470  
8475  
8480  
8485  
8490  
8495  
8500  
8505  
8510  
8515  
8520  
8525  
8530  
8535  
8540  
8545  
8550  
8555  
8560  
8565  
8570  
8575  
8580  
8585  
8590  
8595  
8600  
8605  
8610  
8615  
8620  
8625  
8630  
8635  
8640  
8645  
8650  
8655  
8660  
8665  
8670  
8675  
8680  
8685  
8690  
8695  
8700  
8705  
8710  
8715  
8720  
8725  
8730  
8735  
8740  
8745  
8750  
8755  
8760  
8765  
8770  
8775  
8780  
8785  
8790  
8795  
8800  
8805  
8810  
8815  
8820  
8825  
8830  
8835  
8840  
8845  
8850  
8855  
8860  
8865  
8870  
8875  
8880  
8885  
8890  
8895  
8900  
8905  
8910  
8915  
8920  
8925  
8930  
8935  
8940  
8945  
8950  
8955  
8960  
8965  
8970  
8975  
8980  
8985  
8990  
8995  
9000  
9005  
9010  
9015  
9020  
9025  
9030  
9035  
9040  
9045  
9050  
9055  
9060  
9065  
9070  
9075  
9080  
9085  
9090  
9095  
9100  
9105  
9110  
9115  
9120  
9125  
9130  
9135  
9140  
9145  
9150  
9155  
9160  
9165  
9170  
9175  
9180  
9185  
9190  
9195  
9200  
9205  
9210  
9215  
9220  
9225  
9230  
9235  
9240  
9245  
9250  
9255  
9260  
9265  
9270  
9275  
9280  
9285  
9290  
9295  
9300  
9305  
93

34 to the host 30. The bus 36 may also connect other subsystems 38 to both the host 30 and processor 34. As is conventional, the DSP 34 may include an arithmetic-logic unit (ALU) 40, an instruction storage unit (ISU) 42, a cache of memory blocks 44, as well as other well-known and conventional components (not shown). A processor data bus 46 connects all DSP components to each other and to the internal transfer bus 36.

5                   In one embodiment, the host 30 may receive, maintain and transmit audio data, programs and other instructions required by the DSP 34. Such data and instructions may be initially loaded into the main memory of 10 the host 30 from Read Only Memory (ROM), disk units, or other peripheral devices that might be found in the other subsystems 30. The host 30 may communicate the resident data and instructions to the DSP 34 over the internal transfer bus 36. In another embodiment, the functions of the host 30 may be incorporated within the DSP 34.

15                  In either case, a digital packet 32 arrives at a DSP microchip 34 configured to decode the string of binary bits that define it. The DSP 34 may retrieve processing instructions from the header block preceding the binary data in order to accurately reproduce the embodied signal. Typically, each bit 20 of the sequence is sampled by the microchip 34 in the order presented. The instructions may initiate processing sequences within the ISU 42 that are communicated to the ALU 40. The ALU 40 of the DSP chip 34

mathematically manipulates the packet 32 according to the processing algorithms designated by the ISU 42. In response to each instruction from the ISU 42, the ALU 40 will fetch and operate on data from memory 44 in accordance with microinstructions. The ALU 40 holds control information, 5 such as pointers to ISU 42 structures and memory blocks. The DSP 34 ultimately outputs the processed bit sequence to a playback device 48, such as an audio system. The DSP 34 additionally stores the output within its memory 44 as an integer sequence comprising a feedback state.

As discussed above, conventional filter arrangements may 10 widely oscillate in response to imprecise feedback. To improve the integrity of the feedback signal, the DSP 34 may store filter output with double precision. Precision refers to the number of bits used to store a sample. For instance, the DSP 34 digitally reconstructs a sample stored with 24 bit precision using only 24 binary measurements. The same signal, recorded with 15 48-bit precision, is encoded with twice the number of bits, translating into increased accuracy. Though the increased precision burdens processing and memory resources, it allows the signal to be reproduced with twice the data integrity. Practically, doubled precision serves to tighten-up the feedback for a next processing iteration. This heightened accuracy decreases the likelihood 20 that the input signal will corrupt the output of the filter.

Despite the increased precision, the feedback state may still be prone to initiate overflow error. Consequently, the ISU 42 may instruct the ALU 40 to discard the least significant bit from the feedback stored in memory.

5           In one embodiment, the ALU 40 may discard the bit by shifting the binary placeholders comprising the feedback. For instance, the ALU 40 may shift the feedback one bit to the right. As such, the bit of the feedback state located furthest to the right will fall outside of the DSP register. As such, the bit, which corresponds to the least significant bit, is not fed back and 10 shifting the state to the right one bit approximately halves the numerical value of the feedback and further leaves the binary placeholder corresponding to the most significant bit unoccupied. Thus, the scaling operation creates headroom adequate to accommodate overflow occurrences. The least significant bit in the feedback states is effectively discarded.

15           The least significant bit further corresponds to the binary digit of the bit sequence that occupies the lowest binary value. For instance, in a sample that is four bits in length, "1101," the first digit of the sequence carries a binary value of eight. The last digit of the string indicates a smaller binary value of one. Thus, the last digit, which occupies the smallest binary 20 placeholder, is said to be less significant than the first. In the above example, the last digit is eight times more significant than the first, or least significant

bit. Although discarding a bit technically sacrifices some precision, the effects stemming from the loss of a single, least significant bit in a 48 bit, double precision application are relatively negligible. For instance, a least significant bit within such an application may be  $1.4 \times 10^{14}$  smaller than a most significant bit presented to the filter.

Thus in discarding the least significant bit, the embodiment may capitalize on a byproduct of double precision. Namely, the increased fidelity of the feedback state enables the DSP 34 to discard a bit without substantially corrupting the audio data. As such, a least significant bit may be sacrificed to reduce the occurrence of overflow. Precision losses are justified by increased range and process headroom. By scaling-down the recursive states, the embodiment ensures that the feedback state will contain at least one bit-worth of available range. This range largely decreases the occurrence of overflow incident with the arrival of the feedback at the DSP 34. At the output, the state downscaling is compensated to get the desired value. Although the output signal could be clipped, it will contribute to the filter recursion and will not cause instability of the systems.

The stored feedback may additionally be weighted or tuned by the ALU 40 to achieve a desired filter effect. For instance, the processor may multiply the feedback signal by a preset scaling factor. The factor may be used to stabilize the effects of the feedback within the filtration system.

Weights may additionally be configured to achieve other processing subtleties, depending on the application of the signal.

The filter may again store the weighted feedback within memory 44, or may transmit it directly to the ALU 40 for recombination and further processing. The DSP 34 may simultaneously receive and transmit a second audio sample to the ALU 40. The ISU 42 may send instructions to modify an incoming sample according to the feedback at the ALU 40. As before, the filter may output the modified signal to the playback system. The DSP 34 may likewise store the output with double precision in anticipation of future scaling, weighting and other processing operations of the DSP 34.

The flowchart of Fig. 4 illustrates filtering process steps that may be executed within the exemplary hardware environment of Fig. 3. At block 50, a bitstream arrives at a DSP microchip configured to decode the string of binary bits. An exemplary bit sequence may encode a digital audio signal. The DSP may retrieve processing instructions from the header block preceding the audio data in order to accurately reproduce the embodied signal. Typically, each bit of the sequence is sampled by the microchip in the order presented. The DSP chip processes the sample at block 52 of Fig. 4. Processing includes mathematically manipulating the bit sequence according to the designated processing algorithms.

At block 54, an output from the DSP registers at a playback device, such as an audio system. The DSP records the output of the filter as feedback in memory at block 56. To decrease output intensity and unpredictability, the filter may store the feedback state using double precision.

- 5        As the name implies, the level of precision used to record a sample is directly proportional to the accuracy with which the sample is reproduced. Thus, improved signal integrity may stem from an increased volume of signal parameters being recorded in high precision applications. This heightened accuracy decreases the likelihood that the feedback signal will ultimately 10      corrupt the output of the filter.

Despite the increased precision afforded by block 56, the feedback state may still tolerate overflow complications. Consequently, the DSP may shift the state one bit to the right, discarding the least significant bit from the feedback at block 58. The least significant bit corresponds to the 15      binary digit of the bit sequence that occupies the lowest binary value position within the string. This digit is said to be less significant than the larger.

- Thus in executing block 58, the embodiment capitalizes on a byproduct of double precision operation of block 56. More specifically, the embodiment recognizes that signals stored with double precision may not 20      require every bit in order to ensure accurate reproduction. This bit may be discarded without significantly affecting the integrity of the signal

reproduction process. While even such a small sacrifice does detract from the precision of the overall feedback state, the relatively insignificant loss is justified by increased processing headroom. Namely, the shifting step 58 ensures that the feedback state will contain at least one bit-worth of available range. This range may largely decrease the occurrence overflow.

The stored feedback value may be multiplied by a scaling coefficient at block 60. One embodiment may mathematically weight the feedback value to stabilize and tune the effects of the feedback signal. Weights may additionally be configured to achieve other processing subtleties.

Weights may additionally be configured to achieve other processing subtleties.

10                   The filter transmits the resultant feedback signal to the processing components of the DSP at block 62. At block 64, the DSP receives a second signal. The DSP modifies and otherwise processes the second signal in conjunction with the feedback at block 66. As before, the resultant signal may be output to the playback system at block 64. At block 66, the output 15 may likewise be stored with double precision prior to being scaled and modified as before at blocks 58-66.

While the present invention has been illustrated by a description of various embodiments and while these embodiments have been described in considerable detail, it is not the intention of the applicants to restrict or in any way limit the scope of the appended claims to such detail. Additional advantages and modifications will readily appear to those skilled in

the art. The invention in its broader aspects is therefore not limited to the specific details, representative apparatus and method, and illustrative example shown and described. For instance, IIR filters consistent with the principles of the present invention may include a software routine operating on data stored in computer memory, as well as dedicated digital hardware. Accordingly, departures may be made from such details without departing from the spirit or scope of applicant's general inventive concept.

What is claimed is: